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57 ABSTRACT 
High quality ultrathin gate oxides having nitrogen 
atoms therein with a profile having a peak at the silicon 
oxide-silicon interface are formed by oxidizing a surface 
of a monocrystalline silicon body in an atmosphere of 
nitrous oxide (N2O) at a temperature above 900 C. 
preferably in the range of 900-1100 C., and then heat 
ing the silicon body and oxidized surface in an atmo 
sphere of anhydrous ammonia to introduce additional 
nitrogen atoms into the oxide and increase resistance to 
boron penetration without degrading the oxide by 
charge trapping. The resulting oxynitride has less deg 
radation under channel hot electron stress and approxi 
mately one order of magnitude longer lifetime than that 
of conventional silicon oxide in MIS applications. 
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METHOD OF MAKING MOSTRANSISTOR 
HAVING IMPROVED OXYNTRIDE DIELECTRIC 
BACKGROUND OF THE INVENTION 
This invention relates generally to semiconductor 
processing technology and more particularly the inven 
tion relates to dielectrics used in submicron devices as 
used in ULSI microelectronic circuits. 
The metal-insulator-silicon (MIS) transistor including 
the metal-oxide-silicon (MOS) transistor is used in large 
scale integrated (LSI), very large scale integrated 
(VLSI), and ultra large scale integrated (ULSI) micro 
electronic circuits. The transistor has a current carrier 
source region formed in a surface of a semiconductor 
(e.g., silicon) body, a carrier drain region formed in the 
surface and spaced from the source, and between the 
source and drain is a channel region through which the 
current carriers flow. Overlying the channel region and 
aligned with edges of the source and drain is a gate 
electrode which is physically and electrically separated 
from the channel by a dielectric layer. Typically the 
dielectric comprises a silicon oxide (SiO2). 
To provide stress relief and to enhance the electrical 
qualities of the dielectric, a silicon nitride (Si3NN) layer 
has been placed over the silicon oxide layer between the 
gate electrode and the channel region. Additionally, 
nitride ions have been placed in the silicon oxide layer 
by ion implantation and by NH3 (anhydrous ammonia) 
nitridation. 
However, NH3 nitridation incorporates hydrogen in 
the oxides, which increases electron trapping signifi 
cantly. Reoxidation of nitrided oxides (ROXNOX) is 
unable to eliminate the nitridation induced electron 
traps, leading to worse hot carrier reliability of p-MOS 
FETs. Even in n-MOSFETs with ROXNOX SiO2, the 
hot carrier reliability is degraded under peak Ig stress 
due to the presence of electron traps. Although the 
electron trapping problem can be reduced by using a 
very light nitridation, the resulting oxides do not show 
sufficient resistance to boron penetration. Conse 
quently, (reoxidized) NH3-nitrided gate oxides may not 
be adequate for p-polysilicon gated p-MOSFETs. On 
the other hand, alternatives to (reoxidized) NH3 
nitrided oxides, namely N2O-nitrided and N2O-grown 
oxides may not contain sufficient nitrogen atoms to 
prevent boron penetration. 
The present invention is directed to an improved 
dielectric for use in deep submicron MOS devices and 
the fabrication thereof. 
SUMMARY OF THE INVENTION 
In accordance with the invention, a silicon oxide 
dielectric is grown in a nitrous oxide (N2O) environ 
ment and then nitrided in an anhydrous ammonia (NH3) 
atmosphere to introduce a sufficient amount of nitrogen 
at the silicon/silicon oxide interface to provide resis 
tance to boron penetration but with reduced electron 
traps induced from the nitridation as compared to pure 
silicon oxide which has been nitrided. 
In fabricating the dielectric, a silicon surface is oxi 
dized in an atmosphere consisting essentially of nitrous 
oxide (N2O). In preferred embodiments, a pure (e.g., 
99.998%) nitrous oxide gas is employed at a tempera 
ture of approximately 900-1100° C. Ultrathin (approxi 
mately 60-65A) gate dielectrics can be grown having a 
nitrogen rich layer at the silicon/silicon oxide interface. 












NH3 at a temperature in the range of 800° C.-950° C. for 
a period of time between 30 seconds and 30 minutes; to 
introduce additional nitrogen atoms. The structure is 
then annealed in a nitrogen gas (N2) atmosphere. 
Results show that NH3-nitrided N2O-oxides have 
excellent electrical (low Ni) and reliability properties 
(smaller charge trapping and suppressed interface state 
generation) comparable to N2O oxides, with an addi 
tional advantage of significantly improved resistance to 
boron penetration. 
The invention and objects and features thereofwill be 
more readily apparent from the following description 
and appended claims when taken with the drawing. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a section view of an MIS transistor includ 
ing a dielectric in accordance with the invention. 
FIG. 2 is a flow diagram of a process of forming a 
dielectric in the device of FIG. 1 in accordance with the 
invention. 
FIG. 3 illustrates changes in gate voltage required to 
maintain a constant current density of A100 mA/cm2 in 
MOS capacitors (area: 5x10 cm2) with different gate 
dielectrics. 
FIG. 4 illustrates Weibull plots of time-to-breakdown 
in MOS capacitors (area: 5x 10-5 cm2) with different 
gate dielectrics, measured at a current density of 100 
mA/cm2 under positive gate bias. 
FIG. 5 illustrates increase in midgap interface state 
density (ADim) in MOS capacitors (area: 5x 10-4 cm2) 
with different gate dielectrics, caused by F-N injection 
at a current density of 2 mA/cm2 with positive gate 
bias. 
FIG. 6 illustrates flatband voltage in BF2-implanted 
p-polysilicon gate MOS capacitors with different gate 
dielectrics after N2 anneal at 900 C. for 30 min. 
DETAILED DESCRIPTION OF ILLUSTRATIVE 
EMBODIMENTS 
Referring now to the drawing, FIG. 1 is a section 
view of a MISFET transistor including a dielectric in 
accordance with the invention. The transistor is formed 
in a silicon substrate 10 with a carrier source region 12 
and a carrier drain region 14 formed in a major surface 
of the substrate. The source and drain are separated by 
a channel region 16 through which current carriers 
flow. Control of the conduction of the carriers through 
the channel 16 is achieved by voltage biasing a gate 
electrode 18 spaced above the channel region in align 
ment with edges of the source and drain and separated 
from the substrate by a dielectric 20. In an enhancement 
mode transistor, the channel 16 is nonconducting until a 
voltage bias is applied to induce a conductive channel 
under the dielectric. 
In ultra large scale integrated (ULSI) microelectric 
circuits the transistor of FIG. 1 is fabricated according 
to submicron design rules in which the channel region 
16 will be less than one micron in length. Because of the 
small dimensions, high quality ultrathin gate oxides are 
required. 
In accordance with the present invention, an oxyni 
tride dielectric layer having enhanced dielectric charac 
teristics and a simple method for forming same are pro 
vided. The oxynitride layer includes a nitrogen profile 
extending from the interface of the oxynitride layer and 
underlying silicon substrate. The oxidation rate in form 
ing the oxynitride layer is much slower than that of a 
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conventional silicon oxide formed in a pure oxygen 
ambient, thus control of the layer thickness is easier to 
maintain. The nitrogen concentration increases with 
increasing temperature. The oxynitride layer is then 
nitrided in an atmosphere of NH3 and annealed in an 
atmosphere of N2. 
FIG. 2 illustrates a flow diagram in the process for 
forming the oxynitride dielectric. As is described in 
Kwong et al., "Electrical Characteristics of Ultrathin 
Oxynitride Gate Dielectric Prepared by Rapid Thermal 
Oxidation of Si in N2O,” Applied Physics Letters 
57(10), 3 Sep. 1990, the surface of the silicon substrate 
on which the oxynitride is to be grown is initially 
cleaned using a conventional RCA wet chemical pro 
cess. Thereafter, the substrate is placed in an atmo 
sphere of essentially pure nitrous oxide. With the tem 
perature raised to 900-1100 C. oxidation of the silicon 
substrate occurs with a nitrogen gradient extending 
upwardly in the dielectric layer from the silicon/silicon 
oxide interface. Thickness of the dielectric layer is 
readily controlled since the oxidation of the silicon 
surface is at a much lower rate than oxidation in a pure 
oxygen ambient. 
In accordance with the invention, the oxide dielectric 
layer is then heated in an atmosphere of anhydrous 
ammonia (NH3) to increase the nitrogen atom content 
of the dielectric to prevent boron penetration and with 
reduced charge trapping and suppressed interface gen 
eration. The ammonia is introduced at atmospheric 
pressure and then heated to a temperature in the range 
of 800 C-1 100° C. preferably between 850 C-950 C. 
for a time period between 30 seconds and 30 minutes. 
After nitriding of the dielectric layer, thermal anneal 
ing is performed in a nitrogen (N2) ambient for a short 
period of time (e.g., 60 seconds) at the oxidation temper 
ature to reduce fixed charge density. The above steps 
can be carried out in-situ in a rapid thermal system 
without removing the wafer from the chamber. There 
after the gate electrode is formed by depositing polysili 
con which is then doped. Finally, the source and drain 
regions are formed by implant followed by annealing in 
dry oxygen. Aluminum contacts can then be deposited 
by sputtering and patterned to complete the intercon 
nection in the integrated circuit. 
The invention has been verified using MOS capaci 
tors fabricated on 3–5 Q-cm (100) Si substrates. Control 
and N2O-oxides (~80A, measured by ellipsometry and 
C-V) were grown at 950 C. in a resistance heated fur 
nace in O2 and N2O ambients, respectively. Some sam 
ples with control and N2O-oxides were nitrided in NH3 
for different durations at 900 C., followed by N2 an 
nealing at 950 C. for 20 min. SIMS measurements indi 
cated a significant increase in interfacial DNI by NH3 
nitridation (e.g.,N-10% after 5 min. NH3-nitridation. 
Electrical and reliability properties were studied on 
POCl3-doped n-polysilicon gated MOS capacitors 
(gate areas: 5x 10-, 5X10-5 cm2) fabricated on p-type 
Substrate. P-polysilicon gates for capacitors on n-type 
substrate were prepared by BF2-implant (5.5 x 1015 
cm2, 50 KeV) followed by drive-in anneal in N2 at 
900 C. for 30 min. These capacitors (areas: 5x10-4 
cm) wee used to study boron penetration. 
Fixed charge (Ni) and midgap interface state density 
(Di-m) were extracted from C-V data on capacitors 
with various gate dielectrics. Unlike the large increase 
(~2X1011 cm-2) in Nf by 5 min NH3-nitridation of 
pure oxides, the increase in Nf by NH3-nitridation of 












Di-m) values in the range of 4-7X1010 eV-1 cm-2 were 
observed for NH3-nitrided N2O-oxides. 
Charge trapping properties of NH3-nitrided N2O 
oxides were studied by monitoring the changes in gate 
voltage (AV) to maintain a constant current density 
(-100 mA/cm2) in MOS capacitors. As shown in FIG. 
3, NH3-nitrided pure oxides show a positive AV indi 
cating significant electron trapping by nitridation in 
duced traps. Nevertheless, even after 20 min NH3-nitri 
dation, N2O-oxides show only a small increase in elec 
tron trapping. AVgin NH3-nitrided pure oxides does not 
show a saturating trend, indicating a significant amount 
of high-field induced trap generation. On the contrary, 
despite a severe NH3-nitridation, the trap generation 
rate in N2O-oxides is negligible. Consequently, even 
after a severe NH3-nitridation, N2O-oxides still show 
Superior charge trapping properties compared to con 
ventional oxides. Thus, it is possible to fabricate p 
MOSFETs using these gate dielectrics, which show 
superior hot-carrier reliability, unlike p-MOSFETs 
with reoxidized NH3-nitrided oxides which show worse 
reliability than those with conventional gate oxides. 
These observations are quite significant, because they 
imply that the trade-off between sufficient N for better 
barrier properties vs. worse electron trapping can be 
greatly alleviated by using NH3-nitridation of N2O 
oxides. 
FIG. 4 shows Weibull plots for time-to-breakdown 
(thd) in n-polysilicon gated capacitors with different 
gate dielectrics. A large degradation in this observed in 
NH3-nitrided SiO2 due to 5 min NH3-nitridation. The 
degradation in that is usually attributed to large electron 
trapping in these oxides, which is apparent from FIG. 3. 
Contrary to such significant degradation in that by NH3. 
nitrided of pure oxides, 20 min NH3-nitridation actually 
increased that in N2O-oxides to some extent. NH3-nitri 
dation for 5 min degraded charge-to-breakdown Qhd 
(50% failure G 100 mA/cm2) in pure oxides from 50 
C/cm2 to 10.4 C/cm2, while 20 min NH3-nitridation 
improved Qid from 90 C/cm2 to 118 C/cm2 in N2O 
oxides. 
Interface state generation (ADi) in these devices due 
to constant current stress if plotted in FIG. 5. NH3-nitri 
dation increases ADi in pure oxides. However, ADi in 
NH3-nitrided N2O-oxides is comparable to the N2O 
oxides. The large Adit in NH3-nitrided pure oxides is 
attributed to a distorted interfacial region due to the 
formation of mismatched Si-N bonds in the Si-O net 
work. However, as seen from FIG. 5, nitrogen incorpo 
ration in N2O-oxides by NH3-nitridation does not lead 
to such undesirable effect. This observation suggests 
nitrogen incorporation at the interface by NH3-nitrida 
tion of N2O-oxides is somewhat different from that in 
pure oxides. 
To study the barrier properties againstboron penetra 
tion, flatband voltages (Vit) were monitored for p-- 
polysilicon gate capacitors with various dielectrics. 
Since the penetrated active boron acts as a thin sheet of 
negative oxide charge at the Si/SiO2 interface, the ex 
tent of penetration can be estimated from V?, measure 
ments. As shown in FIG. 6, after a 30 min drive-in 
anneal in N2 at 900 C. positive Vn values are observed 
for all capacitors, indicating boron penetration in all 
these devices. The oxide negative charge due to boron 
penetration, estimated from the V?, values and cor 
rected for Nf, was 9.8x1012, 2.3 x 1012, 5.6x1012 and 
3.0X 1012 cm-2 for pure oxide, NH3-nitrided pure ox 
ide, N2O-oxide and NH3-nitrided N2O-oxide, respec 
5,397,720 
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tively. As can he seen, boron penetration in NH3 
nitrided N2O-oxides is comparable to NH3-nitrided 
pure oxides, hut is less than that in N2O-oxides, which, 
by itself, shows better resistance to boron penetration 
than pure oxides. 
There has been described a new process of NH3-nitri 
dation of N2O-oxides to introduce sufficient amount of 
nitrogen at the Si/SiO2 interface. This resulting dielec 
tric has excellent electrical and reliability characteris 
tics, without exhibiting the undesirable side-effects as in 
the case of NH3-nitridation of pure oxides. Moreover, 
an improved resistance to boron penetration is achieved 
due to sufficient nitrogen at the interface, which is desir 
able for the fabrication of pit-polysilicon gated surface 
channel p-MOSFETs. 
While the invention has been described with refer 
ence to specific embodiments, the description is illustra 
tive of the invention and is not to be construed as limit 
ing the invention. Various modifications and applica 
tions may occur to those skilled in the art without de 
parting from the true spirit and scope of the invention as 
defined by the appended claims. 
What is claimed is: 
1. A method of fabricating an MIS transistor compris 
ing the steps of 
a) providing a monocrystalline silicon substrate hav 
ing a major surface, 
b) cleaning said major surface, 
c) placing said body in an atmosphere of nitrous ox 
ide, 
d) heating said body and atmosphere at a temperature 
for the oxidation of said major surface thereby 
forming a oxynitride layer with nitrogen atoms 
therein, 
e) heating said silicon substrate and oxynitride layer 
in an atmosphere of anhydrous ammonia to intro 
duce additional nitrogen atoms in said oxynitride 
layer, 
f) annealing said silicon substrate and oxynitride layer 
in an atmosphere of nitrogen, 
g) forming a gate electrode on said oxynitride layer, 
and 
h) forming a source region and a drain region in said 
silicon body abutting said major surface and 
aligned with said gate electrode. 
2. The method as defined by claim 1 wherein step-g)--. 
includes forming a layer of material on said oxynitride 
layer and etching said layer of material and said oxyni 
tride layer to form said gate electrode with said oxyni 










4. The method as defined by claim 2 wherein said 
material comprises a metal. 
5. The method as defined by claim 1 wherein step c) 
includes placing said substrate in an atmosphere of es 
sentially pure nitrous oxide. 
6. The method as defined by claim 5 wherein said 
nitrous oxide is approximately 99.998% pure. 
7. The method as defined by claim 5 wherein step d) 
includes heating said substrate and atmosphere to a 
temperature above 900 C. 
8. The method as defined by claim 7 wherein step d) 
includes heating said substrate and atmosphere to a 
temperature in the range of 900-1100 C. 
9. The method as defined by claim 1 wherein step e) 
includes heating said substrate and atmosphere to a 
temperature in the range of 800° C.-1100 C. 
10. The method as defined by claim 1 wherein step e) 
includes heating said substrate and atmosphere to a 
temperature in the range of 850 C.-950 C. 
11. A method of fabricating a oxynitride layer on a 
surface of a silicon body with nitrogen atoms dispersed 
i said oxynitride layer and having a profile having a 
peak at the oxynitride-silicon interface comprising the 
steps of 
a) cleaning said surface, 
b) placing said body in an atmosphere of nitrous ox 
ide, 
c) heating said body and said atmosphere at a temper 
ature for the oxidation of said surface thereby 
forming a oxynitride layer on said major surface 
with nitrogen atoms therein, and 
d) heating said body and oxynitride layer in an atmo 
sphere of anhydrous ammonia to introduce addi 
tional nitrogen atoms in said oxynitride layer. 
12. The method as defined by claim 11 wherein step 
b) includes placing said substrate in an atmosphere of 
essentially pure nitrous oxide. 
13. The method as defined by claim 12 wherein said 
nitrous oxide is approximately 99.998% pure. 
14. The method as defined by claim 12 wherein step 
c) includes heating said body and atmosphere to a tem 
perature above 900 C. 
15. The method as defined by claim 11 and further 
including the step of 
a) annealing said oxynitride layer in an atmosphere of 
nitrogen. 
16. The method as defined by claim 11 wherein step 
c) includes heating said body and atmosphere to a tem 
perature in the range of 900-1100° C. 
17. The method as defined by claim 11 wherein step 
d) includes heating said body and atmosphere to a tem 
perature in the range of 800 C-1100 C. 
18. The method as defined by claim 11 wherein step 
d) includes heating said body and atmosphere to a tem 
3. The method as defined by claim 2 wherein said 55 perature in the range of 850 C.-950 C. 
layer of material comprises polycrystalline silicon. 
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